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us. This will require that subsectors of the detector be@Also from Paul Scherrer Institute, Villigen, Switzerland.
obtain 90% live time, readout must be eEected in 5 10
data acquisition must be kept 5 10 ld-Iz hence, touum deposition onto a cathode pad pixel array [2].
tion rates up to 100 MHz are expected at LHC butfilm with an adsorbed layer of TMAE) made by vac
reflective photocathodes of Csl or Csl/TMAE (a Csl mixing events from successive beam crossings. Interac
[1]. Newly demonstrated altemate photosensors are the positron B factories) because the fast timing avoids
fying carrier gas such as methane, ethane or isobutane high—lurninosity hadron colliders (or at electron
TEA, TMA or TMAE mixed with a transparent ampli photoconversion points. They are well suited for use at
photosensors are vapours of the organic molecules pixels (electronic channels) to uniquely determine the
rates up to 100 M}-Iz. The presently available gaseous CsI or CsI/TMAE) but they require a large number of
tion in a high multiplicity environment at interaction persion (tr, = 10-20 ns for TEA or TMA, o, = 1 ns for
detectors sensitive to UV light and capable of opera These photodetectors are fast with small time dis
LHC, SSC, Eloisatron) will require fast, pixel photon detect single electrons from photocathodes.
ing detectors (MWPC or PPAC) can also be used tocounters at high-luminosity hadron colliders (Tevatron,
the same amplifying structures used for gaseous trackParticle identifying RICH (ring imaging Cherenkov)
jected back into the atmospheric pressure carrier gas,
1. Introduction Since the produced photoelectrons are reflectively in
paper.
properties are fully presented in this report. The analog chip is described in less detail since it will be fully covered in a forthcoming
parallel. The minimum time needed to separate successive hits on the same pad is 70 ns. The conception of the digital chip and its
sector requires 2-3 us, depending on the number of hit pads. The full RICH counter is made up of many such sectors. read out in
sixteen—channel CMOS readout chip, operating at 20 MH: with a power consumption of 6 mW per channel. Readout of a 4000 pad
of 10 nA, 50 MH: bandwidth with 10 mW of power consumption per channel. Two analog chips are coupled to a digital
preamplifier—ampliGer and discriminator chip serves as the front·end detection electronic. It has an rms equivalent noise current
counter. Two VLSI circuits have been designed and produced. An analog eighbchannel, low-noise, fast, bi-polar current
A fast integrated electronic chain is presented to read out the cathode pad array of a multiwire photon detector for a fast RIG!
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crystal radiator, the photodetector and the readout electronics. OCR Output
Fig. 1. The RXCH counter for a B-meson factory: (a) transverse and (b) longitudinal views. The essential elements shown are the
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will be implanted on the detector. To achieve these (VLSI) technique.
and control lines, detection and readout electronics cults (ASICs) using the very large scale integration
read out in parallel. T0 limit thc number of readout goals, wc fabricate application specific integrated cir
M French er al. / A fast imegrared readauz system
mechanical rigidity. The inner surface of the CaF2 OCR OutputThis RICH counter, which extends between cylin
disturbing the gas in the lever-arm region and providesphotosensors [6].
5 GeV/c with gaseous TMAE or solid Csl/'1'MAE This construction allows detector replacement without
minium frame represent 88% of the sector surface.nation up to 3 to 4 GeV/c with gaseous TEA and 4 to
port structure. The clear window areas of the alugeometry, have since been shown to give ·n·/ K discrimi
fixed to, but electrically insulated from, the main supOther crystals, such as MgF2 or LiF in the same
is 130 mm and the crystal radiator is 10 mm thick. sponse region) glued onto a rigid aluminium frame
3.5 mm thick with 80% transparency in the TEA reThe lever-arm distance between detector and radiator
region by a CaF, window (five 18 cm long segments,sensor and NaF as the proximity focused radiator [6].
The photodetector is separated from the lever-armstandard deviations) with TEA as the gaseous photo
minimized.to give -rr/K identification up to=2.5 GeV/c (3a
gas gain along the wire since electrostatic deflection islated as reported in ref. [1]. This counter was designed
cathode) and mechanical stability hence more uniformcounter (fig. 1) has been `extensively tested and simu
good accuracy on wire position (wire-wire and wireThe fast-cathode padlphotodetector of a RIG-!
spacers at 10 cm intervals (16 pad lengths) to guarantee
wires are glued to 0.5 rnm thick insulating ceramic2.1. Mechanical conception of the detector
similar pad response over the full sector surface. The
thus wire positions scale for each pad colunm, ensuring2. The fast RICH detector
spacing is a (1/4) sub-multiple of the pad width (Ax ),
so as to maximize the induced pad signal [1]. The wire
conclusions. 1.27 mm at a distance d - 0.5 mm from the pad plane
ter, are strung along the barrel axis (y) with a pitch ofchain are then reported followed by a summary and
Gold-plated tungsten anode wires, 15 um in diamedigital chip is described in detail. Tests of the readout
arrival (drift) times of J, = 1,,,/ud = 10-20 ns.electronic architecture is given and operation of the
140-165 nm, and causes a dispersion of photoelectronproblems and their solutions. A general outline of the
the Cherenkov photons in the TEA response region ofcussed in order to give an overall view of the electronic
connections of the readout electronics are also dis lph = 0.5 mm). Its 3 mm gas thickness absorbs 99.8% of
methane saturated with TEA at 14°C (p = 40 Torr,characteristics of the photodetector. The mounting and
which motivated this development, we give the basic 1 mm) [1]. The detector operates in a mixture of
give approximately equal space-point resolutions (cx saga.- **After a short description of the Fast RICH Project,
the radiator thickness [i.e. ¢r,(x), u-,(y) s cr,(z,)] and toeven a liquid xenon vector mlorimeter [5].
to rr, is less than the emission point (z,) error due todetector, i.e. silicon, gas microstrip or MWPC, and
chosen so that the detection point (x, y) contributionreadout of pixel elements from any sort of tracking
The pad sizes (Ax -5.33 mm, Ay - 6.60 mm) areThis same electronic can also be used for fast digital
define the image points.the full RIG-! counter, will be read out in parallel.
independent pads per sector, individually read out tober of hit pixels. Many such sectors, which comprise
sion in several microseconds, depending on the num (constant x) and 128 rows (constant y) totalling 3840
metric MWPCs with an exterior pad array of 30 columnsnels per sector. They are read out with zero suppres
The RICH counter photodetectors (tig. 1) are asymnected to form a two-dimensional array of 3840 chan
resolution 0*,.is fully presented in this paper. These chips are con
distance (= 130 rnrn) by the needed Cherenkov angleThe design and operation of the digital CMOS chip
the needed number of image points and the lever-armdigital chip.
and 160 nA, adjustable by a 4-bit DAC sited on the trons). The radiator thiclmess (= 10 mm) is fixed by
rents with threshold variable between 10 nA (noise) (not a ring) containing 10-20 image points (photoelec
gas. The detected photons form a parabola-like imagelater paper [4]. The chip can detect induced pad cur
more completely in a region (N2 gas) and are absorbed in the photodetector4 given here
which propagate through the transparent lever-armchip. The characteristic of the analog chip are partly
radiator crystal produces many Cherenkov photonsoutput into a sixteen-channel CMOS digital readout
outer radius. A charged particle passing through theampliiier and discriminator delivering a digital current
tectors have detection and readout electronics at thechannel, low·noise, fast, bi-polar current preamplifier
images are lost in this region. These modular photodeSwitzerland [3]. The front-end analog chip is an eight
of the barrel and end-cap radiators ensures that no(URI) for a proposed B-meson factory project in
end—cap counters of the same design. Tight interfacingnally as part of the Universal Research Instrument
azimuth. The barrel is closed at both extremities bycroseconds) of a RICH photodetector designed origi
sectors (0.9 m long half-barrel staves) subtending 12° ofoped two custom ASICs for fast readout (a few mi
drical radii of 0.65 and 0.85 m, is made of polygonalAt Rutherford Appleton Laboratory, wc have devel

Fig. 5. A schematic of the electronic readout architecture. OCR Output
COLUMN X COLUMN (X + I.)
channels 33-255 CHIPS 2-IS charvwls 33-255 CHIPS 2-I5
l + T i + t
G"' CHIP I chu-si ¤*•' CHIP I cr·24-si
READOUT muon READOUT AtIAI.0o





wr CHIP 0 —cut- CHIP01 READOUT Ammo __\J READOUT muon
cnuto-rl I DIGITAL ITOKEIIc_ff§_,l-•| nitsiut 'cu
um.00 mAI.0c
TDKEI SIGNAL TOKEN SIGNAL
BUS DRIVERS BUS DRIVERS
cottrw ~x·· I ,•¤•¤1•e 'E;T§-·x`1'1·_|‘;_•·•¤I•
4 Ir 44 D 4
READOUT CONTROL BUS
READOI.lT ADDRESS BUS
thus contains four daisy-chained cards comprising 256 (3.4 >< 105) that the need for custom designed ASICs is
requires such a large number of electronic channelsthe back plane in 15 columns per sector. Each column
nels (4 digital chips) are plugged on the back side of The RICH counter for the B-meson factory project
the SMD technique. Interchangeable cards of 64 chan
3. A general description of the electronic architecturechips, respectively) mounted on multilayer PCBs using
PLCC packages (44 and 68 pins for analog and digital
chemical etching of the pad boundaries (tig. 3).(5.33 X 6.60 mm2), the chips are housed in standard
conductive glue (deposited by serigraphy), followed by_,_ As the density of electronic channels is still modest
transmit power supply, control and data lines. locally connecting the metallized holes to the foil with
thick copper foil onto the front vetronite surface andtray, on multilayer printed·circuit boards (PCBs) which
Pad fabrication is Hnally achieved by gluing a 35 nmelectronics is mounted vertically inside the aluminium
per foil (tig. 3).plane built into a vetronite sandwich (tig. 3). Pad
metallized holes which pass through the grounded coptions from pads to electronics pass through a ground
pad and its analog preamplifier is effected throughthe photodetector back plane (figs. 2 and 3). Connec
the main support structure. The connection between aThe cathode pads are etched onto the front side of
tray itself is grounded by metal~to-metal contact with
electronics ground for the sensitive fast analog preampliiiers. The
electrostatic shielding of the pad array and an excellent2.2. The cathode pad rear plane and implantation of the
grounded tray with conducting silver glue to provide
inlets and outlets. pm. The perimeter of the Cu foil is connected to the
sured variation of the wire to cathode distance cd < 20ture supports the cathode pad array and houses the gas
ing and soldering, has excellent planarity with meaMWPC unit cell. An outer aluminium tray-like struc
thick aluminium tray (fig. 4). The tray, made by formcathode pad potential Uk, the electrostatic Held of the
per foil (35 nm thick) and glued onto the rigid 1 mmdefine, along with the anode wire potential U3 and the
sheets (0.8 and 2.4 mm thick) sandwiching a thin copare set at potential U, (via the aluminum frame) and
The back plane is a composite of two vetronitewith 1.5 mm pitch (93% transparency). These traces
adjacent columns of 128 pads each.ptm wide silver traces. running along the x direction,
channels which are symmetrically connected to twowindows (facing thc MWPC wires) is coated with 100
OCR OutputM. French ez aL / A fas: mregrazcd rcadouz system
Fig. 7. The analog chip differential common base input stage with test inputs.










project started), this option is rejected because cou located at the top of each column. Individual pads are
connected to a common output (top bus) via driverssame chip is now possible (it was not so when the
gration of CMOS and bi-polar technologies on the ray of 240 digital readout chips per sector. They are
chain, bi·p0lar technology is indicated. Although inte digital chips (four daisy-chained cards) forming an ar
ferred. However, to attain fast response in the analog clock lines. Each of the 15 colunms have 16 chained
power consumption low, CMOS technology is pre the low-level analog input and the digital chip TFL
relatively large silicon surface area hence, to keep digital chips to ground to suppress crosstalk between
The complex functions of the digital chip require these layers carry return currents from analog and
shown in fig. 5. the voltage supplies, data bus and control lines. Two of
A schematic diagram of the electronic architecture is (figs. 3 and 4). These cards have eight layers to carry
analog bi-polar chips, placed oppositely on the PCBs(b) A digital 16-channel, fast readout CMOS chip.
plifier-amplifier and discriminator chip. Each digital CMOS chip forms a chip set with two
could lead to an unacceptable loss of input sensitivity.(a) An analog 8-channel, fast, bi-polar, current pream
VLSI technique: fast analog chain with the readout 'I'I'L clock signals
obvious. Two circuits have been designed using the pling (possibly large) between the low-level input of the
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(on 50 ua) showing 7 ns rise time. linear variation of the noise current on with detector OCR Output
Fig. 8. The analog chip input current and the output fast-or a,,=9.3j; 1.8 nA, also for 800 channels (tig. 11). A
3m\/zcm 10ns1cm nA (fig. 10). The input noise current and dispersion is
dispersion for 100 chips (800 channels) is Im = 147 i 20
current. The equivalent input current threshold and•11i•
ciency point) and whose rms width is the input noise
.-x>1A1.0G FAST 012/ ian whose mean current is the threshold (50% effi
tor threshold. The derivative of each curve is a Gauss
plotted versus the input current for a fixed discrimina
tor pads) are shown in tig. 9. The detection efficiency is
(mounted on a test board not connected to the detec
crimination curves for the 8 channels of a chip
INPLT PULSE measured bandwidth of the amplification stage. Dis
fast or is ~7 ns, in agreement with the 50 MI-Iz
output is shown in fig. 8. The rise time of the analog
tion. A typical input pulse with the analog fast-or
essential results needed to understand the chip func
2 3·r. will be given in a later paper [4]; however, here we give
A detailed description of this chip with all test datanoise charge of 0.1 fC (625 e) for input pulse widths
pF)= 10 ns, corresponds to an equivalent rms input
4.2. Characteristic test resultswhich, for an RC response time of ·r=(10 kfl) (1
response. A dc noise current on = 10 nA is measured,
nels of the chip.pacitance low (s 1 pF), thus enhancing gain and time
of an analog fast-or output common to the eight chanthe amplification stage to keep the collector stray ca
An additional feature of the chip is the availabilityEmitter followers are used between the input stage and
spots or noisy chips.tance of 10 ki} (defined by the collector resistors).
optimize signal-to·noise and to cope with detector hotwith an input impedance of ~ 100 0 and a transresis
transistors connected in a common base configuration rent (e.g. 12.5 p.A), thus allowing large flexibility to
adjustable from 1 to 16 times the base threshold curThe input stage consists of a differential pair of npn
separate ground connection is made for each channel. tion (section 5.7.2). The input current threshold is
acquisition (DAO) computer during system initializapad or wire signals (tig. 7). To minimize crosstalk, a
integrated in the digital chip and set by the dataand negative connections to allow its use with either
mon to the 16 channels of the chip set. This register ischannel is shown in Eg. 6. Each input stage has positive
current Im, adjusted by the 4·bit DAC register comcontrol the internal bias. A schematic diagram of one
The discriminator threshold is fixed by an inputnetworls to set the discriminator threshold and to
lines.A discriminator stage output. Each chip also has biasing
discriminators have separate voltage supply and groundamplification stage, a shift-level stage and a differential
550 0. Also to reduce crosstalk, the analog stages andlevel circuits. Each channel has a differential input and
from 100 to 300 MA, for a digital input impedance ofto overmme stability problems inherent in low input
the discriminator delivers a current output signal risingture and works in common mode noise rejection so as
To prevent feed-back crosstalk with the input stageThe chip design is based on a differential architec
operational stability.dissipation to ~ 10 mW /channel.
to obtain clean switching of the output, thus enhancingresponse time of the detector while keeping the power
the detector. A small amount of hysteresis is includedlimit optimizes the signal-to-noise ratio relative to the
tial circuit and to compensate long—tailed signals fromsigned with the bandwidth limited to 50 MH:. This
signed to cancel the dc offset inherent to any differenpreamplitier. amplitier and discrirninator IC was de
16 channels of the chip set. The discriminator is deAn analog eight-channel, low-noise, bi—polar current
controlled by a single threshold level, common to the
through a level-shift circuit to the output discriminator4.1. General description and charactensttbs
After the amplification stage, the signals pass
Electronics.4. The analog chip
1.37 mV /nA (62 dB). The chip is fabricated by Plessey
differential amplification chain (to the discriminator) is
poses. From HSPICE simulation, the total gain of theing (fig. 3).
channels of the chip, have been built-in for test purresistor in series for protection against detector sparkq
Positive and negative inputs. conunon to the eightconnected to the input of thc analog chip with a 270 Q
M. French ct aL / A fas: mregrared readout system
nA with a width of 150 ns. The threshold current set for the analog chip was Im = 125 p.A (lh, = 200 nA. DAC =· 10). OCR Output
Fig. 9. The discriminator efiicienqr versus input current for 8 channels of an analog chip. The unattenuated input current was 378
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the threshold will be set to a level 2 3c . n digitally fixes the threshold current (i.e. 1,,, = 12.5 p.A
(12.5 e / pF), respectively. During detector operation nA. This threshold is set by a DAC value which
put current of the analog chip switches from 100 to 300intercept and slope are 10 nA (625 e) and 0.20 nA /pF
Once an input signal Ln passes threshold, the outcapacitance is shown for a single channel in fig. 12. Its
M. French et aL / A fem integrated readout system
tance Cd for a single analog channel. OCR Outputsion for 800 analog channels.
Fig. 10. The equivalent input current threshold lin and disper Fig. 12. The input noise current an versus detector capaci
C d 4pF)lin ( nA)






E 6**3 Slope - 0.20 nA/pF
30 1
so
r.m.s. = l9.5 nA
Average = l47.3 nA
° 100
120 have been memorized.
tion is terminated, i.e. selected data from all channels
time dispersion c, z 10 ns. At this point data acquisi
constantly shifting registers are loaded only once per sion tr, = 20 ns / 1/I2 = 6 ns, comparable with the TEA
CLOCK and the input data causes an mis time disperchronous 50 MHz SHIFT REGISTER (fig. 13). These
the input data are pipelined in a 64-element asyn ORITY ENCODER. Asynchrony between the 50 MHz
output of the analog chips. To compensate this delay, latches a logical value into the input memory of PRI
nents, it arrives much later than the digital current from SHIFT REGISTER during strobe, the chip
treatment) from signals from other detector compo For each channel which has received end pulse
Since trigger for a good event is derived (after logiml input pulses.
added clock pulses are needed to generate the 20 nsof photoelectron arrival times (At > 3a,- 30-60 ns).
pipeline delay is (64+2)>< 20 ns - 1320 ns, the twoStrobe width (At) is adjusted to accept the full spread
the chip and bold words represent signals or Hags. each of the 4 chips of a card. In either case, the
TALIZED words will indimte the functional units of nal quartz or an external clock signal is distributed to
ated by the triggered event. Here and below, CAPI has its own 50 MI-Iz oscillator driven by its own exter
readout only during the time duration of strobe gener synchronized to the 50 MI-Iz CLOCK. Each chip either
tronic noise and detector noise). data are accepted for shaping the digital output current of the analog chip
input pulse by a 20 ns wide 'ITL pulse formed byto reject backyound (i.e. non·o0incident events, elec
its particle identihcadon power) depends on its ability
Since the image quality of a RICH counter (hence
analog channels.
5.1. Data acquisition Fig. 11. The input current noise lin and dispersion for 800
Noise (nA)
Silicon Structures using a 1.5 p. CMOS process. 5 I0 I5 20 ZS 30
shown in iig. 13. The chip was fabricated by European
delay s 1.32 us). A schematic of the readout chain is
good event is selected by the first-level trigger (time 2.0 ·
out of sparse data appearing on the detector when a
The digital CMOS chip was designed for fast read
J 0
S. The digtal cmos chip and the readout principle
E 60
r1= l.8l n?\set) 80 ~\ = *).34 T::$cA
fixed by the DAC value (for all channels of the chip
tions, Im may vary from channel to channel but Im is
l00 ·
corresponds to 1.,, = 147 nA. Due to amplitier varia
threshold. As example. in fig. 10, a DAC value of 7
120>< DAC), which. in tum, analogically fixes thc Im
M. French et aL / A fast inregrated readout system
Fig. 13. The digital chip array with functional elements and flags indicated. OCR Output
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causes PRIORITY ENCODER to encode (at 20 MH:) data can be entered into the FIFO while the EN
phase is initiated by an external readout signal which ENCODER and FIFO can operate concurrently (i.e.
the architccturc of a single chip in fig. 14. The readout only one clock cycle is needed per hit channel. Also,
The layout of the chip array is shown in fig. 13 and umn). Since PRIORITY ENCODER suppresses zeros,
16-word FIFO located on the chip above (same col
5.2. Address generation - the "live mode" of the chip at 20 MHz) by OUTPUT MULTIPLEXER into a
last). The resultant addresses are then loaded (also
0rcd to thc other digital chips to dciinc a sector-fast-or. ing to an order of priority (channel 15 — first, channel 0
Each digital chip has a fast~0r which may bc wire the addresses of channels with valid data (hits) accord
Fig. 14. The architecture of a single digital chip.
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To reduce crosstalk with the analog chip, the 20 MHz The encoding process generates two flags, next mw
PLEXER). thus significantly reducing the readout time. received.
CODER is outputting data via its OUTPUT MULTI- readout clock is activated only after the readout is
M. French et aL / A fast integrated readout system
Fig. 16. The column readout logic with token passing indicated. OCR Output
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TOP BUS: 4- BIT Clhllltl. ADDRESS. 4-BIT RUVI ADDRIE. `NEXT ROW` HAS. 'NUl.I.` FLAG
memory of each chip in a column edectively combines for readout as these merely indicate that a chip in the
‘buffer mode" of the readout process. The FIFO or false). True null or next row flags are not required
free FIFO memory of the chip above. This is called the true from the chip below (here null can be either true
cally start reading out its stored FIFO data into the increment on every clock cycle that contains a next row
the data have been encoded, each chip will automati the top chip of each column (tig. 15). The counter will
PRIORITY ENCODER of the chip below. Once all addresses are obtained from the ROW COUNTER of
above and receiving data into its FIFO memory from dresses and removing the unwanted null flags. Row
have been simultaneously transmitting data to the chip sion". This is the process of reconstructing row ad
During the above sequence, a chip in a column will As data arrive at the top chip it undergoes "expan~
5.3. Bufer mode operation 5.4. Row address reconstmctian and data apanstbn
always produces atleast one address. passing up its data and overwriting valid hit addresses.
true are simultaneously generated, hence, each chip the chip immediately lower down the column from
are no hits in the chip to be encoded, nm mw and null words) then buler full true Hag is generated to stop
to be encoded, next mw true is generated. When there time a chip PEO memory becomes full of data (i.e. 16
row address. When there are no more hits in the chip large memory for readout onto the top bus. If at any ___
address to indicate their status when reconstructing the cycles progressively move all data to the top of this
and null, which are stored along with each cnmdcd to form one large memory. Successive readout clock
Fig. 15. Row address reconstruction in the buffer mode.
addna
·u•¤nwl 4·b•¤ '|’ I Nun Hag cfanmt Haq
FIFO 4. Mun ng | raw {QQUNTER 16 WORD TOP CHIPS I I Cggwggg z. N•nn¤». rag ····
l iz ll dd
6-su 12-sn 6-sm { memm.
1. 2. 3. 4.
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upward via 3 and 2; (b) test data is latehed into 3,4 and 5 by the strobe signal. OCR Output
selector, 2 = output multiplexer, 3 = test registers, 4 =· priority encoders, 5 = priority encoder input multiplexer; (a) data passes
Fig. 17. Mode 3: testing of the priority encoder. Active states are shown by the darkened blocks, which represent: l = mode
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but loading the top chip FIFO is inhibited. Hence, null A unique combination of next row false and null
case the counter is incremented as if next mw is true. COUNTER is correctly incremented.
column received no its during data acquisition. In this events are not stored in the top chip but the ROW
M. French et al. / A fas: integrated readout system
Fig. 18. Modes 4 and 5 OCR Output
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puts of the top chips are wire-ored and connected to a (T== true -0 V,F = false- +5 V) (table 1). In mode
Mode selection is obtained according to the truth tableTo reconstruct the column address the outen out
entire sector array has been read out. external inputs to the chip (dacload, testload, testen).
start to transfer data. This process repeats until the chip according to the operation mode via the three
active (output low) and the column acquires the bus chip (fig. 14), is used to select a data path through the
delay of one clock cycle the outen of this chip goes xin[0:3]. The mode SELECTOR, integrated on the
loaded through the four data bus inputs to the chipthe top chip of the adjacent column (n + 1). After a
internal registers in each chip which can be seriallyput of a column (n) is connected to the halt input of
testing of its readout functions. There are 4 >< 4 bittop chip become inactive (output high). The busy out
The digital chip has built-in features which permitThen the outen (out enable) and busy flags from the
loading via the computer console interface.external tristate buffer by switching to high impedance.
location of the sector array is accomplished by DACto pass the token to the next column and disable its
Changing of the discriminator thresholds in anysignihes next column. This enables the current top chip
data of column (0) will have been read, hence (ln
5.Z Test structure: and DAC loadingdata. When the En Hag reaches the top chip, all the
wired) and therefore an immediately begin outputting
of the readout cycle, column (0) has the token (hard
that Nh s 20, the avenge readout time will be s 2,5 Acolumn with the token can read out data. At the start
us, where N., is the number of hits. Since it is expectedchips of each column (0 to 14) of the sector. Only the
us plus one clock cycle per hit, i.e. tm = (1.55 + 0.05Nh)A token line is serially chained between the top
Hence, the readout time :,0 2 (16 + 15) X 50 ns or 1.55control of the column TOP BUS DRIVER (fig. 16).
column, and one added clock to end the readout.tem uses a single flag called token to enable/ disable
another 14 clocks to propagate the token to the lasttoken passing bus arbitration system is used. This sys
hit without using multiple buses and control lines, a (while 16 nulls will have been read by the top bus) and
propagate the En flag from the bottom to the top chipIn order to reconstruct a column address for each
if all columns are empty it will take 16 clock cycles to
top chip has no data. Thus, in an array of 15 colunms,5.5. Data readout - top bus output
true flags generated in the rest of the column, if the
the FIFO control logic. This also applies to all nulltop bus (the token) will be passed to the next column.
flag cannot be removed as data do not pass throughthe column has no more data, therefore control of the
For all top chip encoders in the array, a null truenation, when detected by the top chip, signiiies that
ately following the last encoded hit. This logical combi
5.6. Data readout timepropagates up through the column of FIFOs, immedi
dress. When the system enters the buffer mode, tin
qcle it forms a tin flag when combined with an ad data are taken into the readout computer.
dress 0 to 14 is appended to the hit row addresses asbottom chip of each column. Throughout each readout
separate and extemal 4-bit counter. The column adtrue flags is hardware loaded into the FIFO in the
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the strobe signal. OCR Outputshift reg. no hits T T F
be outputted. To prevent this, the readout Hag disablesshift reg. all hits F T F
encoded data would be lost and invalid addresses wouldtest reg. load T F F
latch new data and begin encoding. Any previous undacload F F T
this phase, the priority encoder would immediatelynormal F F F
modes. If a spurious trigger signal is received duringMode number Type testload testen daeload
(section 5.2) and is active during the live and buffer
Test structure codes The input signal readout enables the readout process
Table 1 This avoids spurious data being encoded and read out.
elements (except for the TEST and DAC registers).
chip between readout cycles to clear all on-chip storage
An extemal input signal called reset is sent to the
from the xin data bus at the bottom of a column are
shown in fig. 19. As in mode 3, DAC threshold data 5.8. Readout initialization
A DAC register to be loaded with different codes, as
values of I ,h, linearly incremented. Mode 2 allows each
ters are not reset by the reset signal.choice of the four resistors allows sixteen different
normal data acquisition and readout. The DAC regisdedicated to loading DAC. Hence, an appropriate
chip pair. These values are stored in the DAC prior toto zero or to a fixed voltage level by a 4-bit register
set the desired threshold to their associated analogtor thresholds [4]. The four dacout lines are connected
the column. Each chips output dacout[0:3I will then(lu,) of the analog chips which control the discrimina
shifted once per control computer cycle to the top ofconnected through 4 resistors to the current inputs
The digital chip has four output pins dncout[0:3l
5.12. DAC Loading (mode 2)
reset signal. Fig. 19. DAC loading a colunui (mode 2).
work correctly. The test registers are not reset by the
(mode 1) to verify that all channels of the shift register cups
HN(0:3)ENCODER, where it can be strobed and read out
Bipolar
data to the MULTIPLEXER input of PRIORITY
no hit. The SI-HFT REGISTER will then pass these
D•eo•¤0·.3
SHAPERS to a logical value corresponding to a hit or
DACcupa
SELECT OR is used to force the outputs of PULSE ¤¤v·¤¤I...
CURRENT-TO·VOLTAGE CONVERTER. Mode
Sdct Mube tested independently of the PULSE SHAPER and M¤doH Output
Modes 4 and 5 (fig. 18) allow SHIFT REGISTER to
readout process and its speed.
SI-IIFT REGISTER and is also useful for testing the Ch1p$
PRIORITY ENCODER to be tested independently of Blpoh:
applying a strobe signal (Eg. 17b). Mode 3 thus allows
commuted to the shift register in modes 1, 4 and 5) by Daeonw:3
Rqmtauof each chip is loaded through a multiplexer (normally
DACChip!
column of 16 chips. Next, the PRIORITY ENCODER Blplu
total of 16 x 4 clocks are therefore needed to load a
Sel Mu:the frequency of the control computer (fig. 17a). A
Mode Output.The data tlows from bottom to top of the column at
bits) and the OUTPUT MULTIPLEXER of each chip.
a column via the data bus, thc TEST REGISTER (16 Chlpl
In mode 3 the test data passes through the 16 chips of Blpoln
For normal readout SELECTOR is set to mode 1.
5.21. Test modes D•m¤¢f0=3
ChIp0 DAC
16 shift registers is obtained via mode 4/mode 5. Blpolnr
latches. Alternately, loading cf hits in all/ none of the d•elo•d•0
Sql Mu:pattcm of 16 bits to thc PRIORITY ENCODER data tosttono-1 Monet I 0¤¤¤¤~
tostorht3, the TEST REGISTERS are used to apply any
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Fig. 20. Pin connections to the digital chip.
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mance. The detection emciency of the circuit versuscard) only if the extemal clock option is implemented.
the shift register delay and the overall readout perforthe 50 MHz clocks are synchronous (in a 64-channel
These include the measurement of the input threshold,cally synchronous over the entire sector array, whereas
Here, we summarize the tests needed for chip use.after data acquisition. The 20 MHz clock is automati
readout clock is not a problem since it is only enabled
ground) must be avoided. Crosstalk due to the 20 Ml·Iz 5.11. Tests of the digital chip
level inputs of the analog chip (via the PCB common
crosstalk between the 'ITL clock signals and the low
full B—factory RICH counter.input selects one of these clock sources. In either case,
power consumption is 16 mW /channel or 5 kW for theoscillator common to the 64-channel PCB. An excken
sumes 10 mW/channel (section 4.1) hence the totalor by a single cxtcmal clock signal delivered by an
the shift register. In addition. the analog chip conoscillator (individually controlled by an off-chip quartz)
is 96 mW per chip or 6 mW per channel mostly due toCLOCK which can be produced either by an on-chip
geometry are shown in fig. 20. The power consumptionSHIFT REGISTER are controlled by thc 50 MH:
The signals into and out of the digital chip and itsThe input PULSE SHAPER (syuchronizcr) and
5.10. Pin diagram of the digital chip5.9. The chip clocks
M. French er aL / A fem tmegrured readau: sysrem
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waveform and give an rms time dispersion ¢r,==(20
input pulse. The SHIFT REGISTER clock frequency is 50from convolution of the input pulse with the clock
10 and (b) 40 ns versus delay relative to the rising part of thedata. The response width and shape are as expected
F ig. 22. Readout detection eiciency for a s¤·obe width of (a)ISTER since two clock cycles are needed to latch the
Time (ns)ns). This is as expected for a 64-element S}HFI' REG
1240 1260 1200 1300 1320 1340 1360 1380observed for a delay of 1320 ns (66 clock cycles of 20
Ml-Iz. One may note from fig. 22a that full efficiency is
the input pulse. The shift register clock frequency is 50
0.2 r(tig. 22b) versus the delay relative to the rising part of
ciency for a strobe width of 10 ns (fig. 22a) and 40 ns •1 imwmsi. sivmmsis X'?
.. `L 0.4 1was tested by measuring the readout detection ehi / I • 1 ~
analog chip discriminator. The SEHFT REGISTER
E 0.6 1comfortably less than the 300 p.A delivered by the
A low to high efficiency (0 to 1) is very rapid at 160 nA,




Fig. 21. The detection efficiency of the digital chip versus
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not suppressed at the top chip) are suppressed on—line (i.e. 1,,, = 90 nA) with an injected current pulse of 205 nA. OCR Output
nel noise versus input pulse width. 'Die settings were DAC · 4The non-valid cycles (i.e. token passing or null data
Fig. 25. The equivalent input current threshold Im and chanthe READOUT CLOCK with the busy2 flag.
69 cycles in fig. 23, the extra cycle is needed to disable Input pulse width (ns)
pass. The eagle-eyed observer will note that there are 0 20 40 60 80 100 120
clock cycles, one per datum and one for each token
To read out 66 hits, in this example, requires 68 3—.`.?_;,..,;>..C-—Z;~,... _;
out, true null and next Hags indicate a fin Hag.
becomes true on the 17th clock cycle. Once it is read N oi se
5 0
2nd column must await top bus access, hence buful2
[IN threshold16 hits) therefore, bufull. remains false. Readout of the
nA(unless the top chip PRIORITY ENCODER contains
this situation the top chip FIFO can never become full *00 l" ’ *-9-.. e.
address from the adjacent chip down the column. For
read out an address at the same rate as receiving an
bus is irrunediately available. This allows the FIFO to
previous chip. Here, bufull is never true since the top 150
true flag is generated with the last valid hit of the
the entry to the top chip. In the lst column, the nent
We now consider the tradic within a column just at the top chip of the top card connected to the top data
full scale the 15th). tested under normal detector operating conditions with
on the last column of the sector (here the 2nd, but in The complete readout chain (analog and digital) was
signalled by the true-to~false transition of the busy line the prototype chips mounted on the RICH detector.
umn can emit data onto the top bus. Readout end is In this section we give the test results obtained with
the second column driver is enabled so that this col
high-impedance state until the next clock cycle. Then, 6. Tests of the readout chain on the detector
along with outenl. At this time the top bus is in its
Once column 1 data are read out, busy! goes false
from emitting condicting data onto the top bus. valid cycles.
outenl, and busyl is true in order to prevent column 2 MHz was the target) with on-line suppression of non
During readout of column 1, its driver is enabled by mum data readout rate of 19 MH: was attained (20
and management of the mlumn driver are visible. complete address per hit. With this test setup, a maxi
From the busy and outen lines, the token passing to count the columns in order to have a unique and
column driver. lines after the column drivers. This signal is also used
run shows row[0:5] in the 2nd column before the gerr], where outengen is the wire-or of all the outen
the top chip of the 1st column; [i.e. clccldsystem) - clock (readout) & null & outca
nextl, nulll, bufull, xbusl are the signals entering by filtering the clock used for the acquisition system
the top chip of the 2nd column;
next2, null2, buh1l2, xbus2 are the signals entering
data shows xout[0:3] on the top bus; chip threshold current is lm = (12.5 u.A)>< DAC.
raw shows r0w[0:5l on the top bus; efticiency versus the DAC value. 'l`he corresponding digital
input; Fig. 24. The analog input current [in to obtain 50% detection
DAC valueclock is applied (NTM level) to all chips at the clock
1 and 2; 0 2 -1 6 8 I 0 ll I J |(•
outenl and 0ut.en2 are the outen outputs of columns
and 2;
busyl and busy2 are the busy outputs of columns l
contains 10 hits. The signals shown are:
l00cept the second chip of the second column which
Packard logic analyzer. Each chip contains 8 hits ex
iss)
readout signals recorded versus time with a Hewlett
in fig. 23 (all signals are active low). It shows typical 100
64 >< 2 matrix (4 digital chips in 2 columns) are shown I / > / d
250The logic signals generated during the readout of a
tor time dispersion 0, = 10-20 ns,
Jamns/t/12 ) = 6 ns, quite comparable to the TEA detec
M. French er aL / A fast integrated readou: system
to detector pads. The unattenuated input current was Im == 378 nA. OCR Output
Fig. 26. Detection efficiency (DAC = 3) versus input current for the eight channels of an analog chip mounted on a card connected
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resistors of 200, 100, 50 and 25 kl); the least to mosttested at the design frequency of 50 MHz. The 4-bit
had a single common oscillator. The shift register was lth inputs of the 16 coupled discriminators with serial
bus (carried on thc vcrronitc back plane). Each card DAC outputs (driven at +5 V) were connected to the
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strobe width and DAC = 10. OCR Outputwas Im = 200 nA (i.e. DAC = 10). The rise and fall of
Fig. 28. Pad detection efficiency versus strobe delay for 50 nsstrobe width. The equivalent input threshold setting
Strobe delav lnsl335 nA (injected directly onto the pad) and a 50 ns
l240 l26|) 1280 1300 l320 l3·|Il IJMD IJBUdelay is shown in fig. 28 for an input current pulse of
0r._-.•.L. --*
The variation of detection efficiency with strobe
2ll·
6.2. Time resolution and two-hit separation
III!
increases by a factor 10 at DAC = 4.
This ratio decreases by a factor 30 at DAC= 2 or
60*represents an excellent signal-to-noise ratio of 50-100.
whereas 10-20 real photon hits are expected. This
80~10", hence for 200 pads the noise count will be 0.2
threshold the single channel noise count probability is
100 »image distributed over a 200 pad surface. At a DAC = 3
crystal radiator we expect 10 to 20 real photon hits per
120 .- —-—»·.—»»—--channels of a card. For the RICH counter with a
a 50 ns wide strobe simal applied randomly to the 64
versus the DAC pattern. This result was obtained with pulses.
27, which shows the variation of the pad hit probability time separation of 70 ns is needed to detect both
A more practical noise measurement is given in fig. fig. 30. When both pulses are threshold, a minimum
between 15 and 20 nA and unchanged dispersion. detect T (50% efficiency) also increased as shown in
mounted on an unshielded detector, with a mean value later time. As A is increased, the time needed to
doubled in passing from an isolated test setup to a card injected at t = 0 followed by athreshold signal T at a
earlier results (Eg. 9) shows that input noise has almost channel to successive hits. A pulse of amplitude A was
was injected onto the cathode pads. Comparison with Finally, in tig. 30 we show the dead time of a single
displayed in fig. 26. An input current pulse of 378 nA tween amplifier and discriminator.
Discrimination curves for 8 channels of a chip are degradation is due to the level shifter interface be
11 and comments below). from the rise time of the fast-or signal (fig. 8). This
(for this channel) is twice the previous average (see tig. signals (335 and 3350 nA), twice the value expected
outside its shielded structure, hence the input noise 29, which shows 15 ns time slewing between two input
the cards are mounted on the detector which was bandwidth of the analog chain. This is illustrated in fig.
input noise is independent of the pulse width. Here, onset is amplitude-dependent because of the limited
input stage and. as expected, the measured equivalent to (64 + 2) clock cycles of 50 MHz. 'llie coincidence
This pulse width is delined bythe time constant of the width. The centre delay (1315 ns) corresponds closely
(and not to charge) for input pulse widths > 25 ns. clock period (20 ns) and the plateau with the strobe ·-—
E. It shows that the preamplifier is sensitive to current the coincidence curve corresponds, as expected, to the
efticiency) with the input pulse width is shown in tig.
A Hat variation of lin at threshold (50% detection
diseriminator DAC value.level.
Fig. 27. A single-pad channel noise count probability versusgave 50% detection emciency at the indicated DAC
DAC value(DAC). The input current pulse had 100 ns width and
0 I Z 3 4 5mined by the DAC value from 1.,, = (12.5 nA) ><
10·’DAC pattem. The input current threshold lin is deter
criminator is shown in fig. 24 as a function of the 4-bit
10*The calibration curve of a single representative dis
6.1. Noise measurement versus threshold level 10*
SE3O minicomputer served as host.
10*as input—output to the VME system and a Macintosh
of control lines. A Valet Plus microcomputer was used
lation from 'I'l`L to MECL levels and for distribution io"
faced to the detector via a CAMAC module for trans
with a standard VME data acquisition system inter
1u"significant bit, rcspcctivcly. Thcsc tests wcrc conducted
M. French er al. / A fas: xmzgrared readout sysremgg
full electronic chain. The beam transmission (T) is reduced by adding (m) metallic filters. OCR Output
Fig. 31. The setup of the pulsed UV lamp to measure single photoelecton efiiciency in the fast RICH counter equipped with the
..
*1-5:-::













UV llash lamp Trigger
H2 filled Hash lamp produces, after collimation, a spotsponse measurements made with the prototype fast
has been previously described [1]. This self-triggeredIn this section we present single photcelectron re
setup is shown in fig. 31. The pulsed UV light source
7. Single photoelectmn detecdon emcieney RICH photon detector. A schematic drawing of the
signal of amplitude A / T.The threshold set was DAC - 10.
efticienq) between a threshold (T) signal and an earlierFig. 29. Time slewing for input signals of 335 and 3350 nA.
Fig. 30. The time separation needed (for 50% detectionStrobe delav (nsr
-\ = amplitude over threshold
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plateau for DAC s 5. OCR Output
Fig. 33. (a) The pure methane single pe detection efhciency vs anode voltage U,. (b) The detection efficiency vs DAC value shows a
DAC VALUEU, (kV)
0 2 4 6 8 10 12 14 161200 1300 1400 1500 1600
5 10> I0
| {al § |(b)
12
creases strongly and dominates. These results confirmprovides a trigger for the readout chain. The light flash
U,,=-1.5 kV. Below DAC=2 the detector noise inthrough the ferrite core when the UV lamp tires)
threshold is shown in fig. 33b for fixed U, = 1.4 kV andelectrons. The current pulse (which flows to ground
The single pe detection efficiency versus DACmeasured distribution is dominantly of single photo
small.ing two photoelectrons in an event is = 5%, hence the
confirming that the two-photoelectron contribution isdistribution we calculate that the probability of detect
light intensity was increased by a factor of 4, thusonly = 10% of the pulses are detected. From a Poisson
and knee of this curve remained unchanged when theintensity is adjusted by means of metallic filters so that
the voltage applied to the window strips U,. The onsetwith methane +TEA (15°C). In either case the light
above 1.5 kV. This curve is only slightly dependent onpure methane or in the detector gas when it is Hushed
plateau is observed with rapid increase of sparbngof the CaF2 window) when the detector is Hushed with
for fixed DAC - 4 threshold, U, = — 1.55 kV. A shortthe cathode pad metal surface or the metallized strips
wire potential U, (i.e. detector gain) is shown in fig. 33aelectrons are produced at the boundary surfaces (i.e.
The variation of detection efficiency with anodeof = 1 mm Z on the photodetector window. Photo
troniu.
sponse time will be limited only by the readout elec
be detectable. ’I'hus, for a Csl photocathode, the re.two photoelectrons.
eating that any additional time dispersion (2 10 ns) willtion efficiency of = 10% means that = 5% of the pulses have
corresponds to the shift register clock frequency, indi.determmes the drift velocity ud ·· 4.4 cm/ p.s. The peak detec
cm/us. The 20 ns rise and fall time of these curvespads. The 40 ns delay for the 2 mm drift path diHere¤ce
phozoelectrons produced on the window strips or the cathode the drift path diHerence is 2 mm we find ud-4.4
Fig. 32. The delay curve observed in pure methane from from the edges of the cathode metal strips arrive. Since
arrive first and then, =·-45 ns later, photoelectrons
15050 DELAY (nsr 100 delay curves. Photoelectrons from the cathode pads
curve is well reproduced by the superposition of two
ciency with the strobe delay (40 ns strobe width). The
I I pad electrons which shows the variation of single pe detection effi{/ I I I trons. These timing properties are illustrated in fig. 32,
electronics without contribution of feedback photelec1 -40 ns é I
they establish the timing properties of the detector and
The tests with pure methane are interesting because
lll — 1 n I I I
Z1. Tests in pure methane* E 1 *{
wmdnw elecxrons
is = 50 Hz.
pulse duration is = 10 ns (FWHM) and the trigger rate
M French cr aL / A jbst imegrated readout system
This interpretation is well confirmed by observation tion and readout. OCR Output
charge and also the induced pad current. ford Appleton Laboratory) as the basic units for detec
mary avalanche, thus increasing the mean avalanche designed (in the micro-electronics group of the Ruther
trons being collected on the same wire near the pri the DAQ computer. Two VLSI circuits have been
ments (tig. 33a) is the result of secondary photoelec needed (per sector of 3840 pads) to relay the data to
plateau for np ·=1 relative to the previous measure in such a way that only 8 control and 10 data lines are
photoelectron production. The large increase of the chain is implemented on the rear plane of the detector
rise for pn > 1) is explained by the onset of feedback test in the prototype Fast RICH counter. The readout
ciency for rt, - 1 above 1.47 kV (complementary to thc 24 000 channels, of which 11 S20 will be installed for
measured adjacent pads. The fall of detection effi array of a fast photon detector and have now produced
because only a fraction of the charge is induced on the We have developed a system to readout the pad
pad (np = 1) becomes gain dependent for np > 1 events
observed when the induced charge is confined to one 8. Summary and conclusions
distributed over adjacent pads. The long 150 V plateau
between curves) corresponds to induced charge spots
the variation for np > 1 (equivalent to the difference RICH counter.
charge spot fully contained on a pad. On the contrary, out is very well suited to the requirements of a fast
selection nv -· 1 should correspond to an induced photon detector that the design of the electronic read
detectable induced charge spot is = 1 mm. 'I'hus, the We conclude from all the tests performed with the
tive. From ref. [1] we know that the radius of the (0.8 mm/ 4.4 cm/us) hence we obtain a - 2.
therefore, the interpretation of these results is qualita sion point time dispersion, i.e 8 =aa, -alph/ud -¤
spot position on the pad is not known with accuracy; must be equal to some number (cr) times the conver
photoelectrons. The quadrature difference (8 = 35 ns)per cluster (rt, = 1) and all events (np z 1). The light
shown in fig. 34a versus U, for events with one pad hit = 40 ns due to the time dispersion of the collected
trons. The single photoelectron detection efficiency is curve increased from 20 ns (shift register period) to
detector response is affected by feedback photoelec strobe delay showed that the rise and fall time of this
vapor at 15°C (lp,. = 0.8 mm). These data show how the The measurement of detection efficiency versus
gain in image reconstruction fidelity.tions of operation with methane saturated by TEA
These last tests were performed in normal condi enormously the signal to noise ratio with a concomitant
small loss of detection efficiency. This will increase
Z2. Tests in methane with IEA that a higher DAC threshold (> 4) can be used with
mum at DAC ·· 10. This extremely good result proves
that the differential distribution is peaked with a maxibility to 5 10" (see fig. 27).
old of 90 nA), largely improving the noise count proba preamplifier input, for U, - 1.4 kV. It is clearly visible
exhibits the integral of the current distribution at thepure methane even for DAC - 4 (input current thresh
of the discriminator curve, shown in tig. 34b, whichthe good single photoelectmu detection eficiency in
value shows a plateau for 3 s AC s 10 and n, - l. Also shown is the average multiplicity (:1,) with the right-hand scale.
events (np -1). Also shown is the the average multiplicity (rz,) with the right-hand scale. (b) The detection efficiency vs DAC
Fig. 34. (a) The mcthar1¤+'I'EA (15°C) single pe detection efficiency vs anode voltage LQ for all events (np > 1) and single pad
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update •••.well as at asymmetric e*`e‘ B-factories.
a preprint CERN/LAA/PI/91-004 (31/3/91). pleuetion of high-luminosity hadron colliders (LHC/ SSC) as
lished in Nucl. Instr. and Meth. A. DHI! l; now available asreadout chain capable of operation at the next genera
imaging Cherenkov counters, in preparation; to be pubWe have developed a low·cost, fully integrated fast
[6] J. Seguinot and T. Ypsilantis, ICFA review article on ringof the chip structure.
lication in Nucl. Instr. and Meth. please update •••.
loading programmable hit patterns at different levels CERN/LAA/PC/92-004 (10/6/92); Submitted for pub
check the correct operation of the readout chain by a totally active-vector·electromagnetic calorimeter,
tion). The digital chip contains various facilities to tis, Liquid xenon ionization and scintillation, studies for
image points (50 ns per hit with 1.55 us for initializa [5] J. Séguinot. G. Passardi, J. Tischbauser and T. Ypsilan
time will be mostly defined by the number of real
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